100V, Synchronous PWM Buck Controller

1 Features

- 12V to 100V wide operating input range
- Adjustable Frequency from 50kHz to 500kHz Operation
- Precision Reference Voltage (1.2V)
- Programmable Soft−Start with Pre-biased Load Capability
- Programmable EN Off Delay Function
- Programmable Over-Load Protection with 0.2s blank timer and Hiccup
- Programmable Cycle-by-Cycle Current Limiting Protection
- Programmable Input Under-Voltage Lockout Protection with Latch
- Programmable Input Over-Voltage Protection with Latch
- Output Over-Voltage Protection
- Over-Temperature Protection
- ETSSOP20 packages

2 Applications

- 48V Non−Isolated DC−DC Converter
- Car applications
- Telecom Bus Converters
- General purpose
- USB Type-C Power Delivery
- Industrial DC-DC Motor Drivers

3 Description

PL59011 is a high voltage PWM controller designed for high performance synchronous Buck DC/DC applications with input voltages up to 100V.

PL59011 drives a pair of external N − MOSFETs. The switching frequency is programmable from 50kHz up to 500kHz allowing the flexibility to tune for efficiency and size. The output voltage can be precisely regulated using the internally 1.2V reference voltage for low voltage applications.

Protection features include user programmable under voltage lockout, over voltage lockout and over current protection. The supply current drops below 10μA in shutdown mode. PL59011 is a good choice for car infotainment application, telecom bus converter, etc.

4 Simplified Schematic




Fig. 1 Simplified Schematic

Powlicon Confidential

© Powlicon Microelectronics Co. Ltd.

5 Pin Configuration and Functions




Fig. 2 ETSSOP-20 Package (Top View)

Pin		Description
Number	Name	
1	EN	Enable pin.
2	OVLO	An external voltage divider is used to set the over voltage threshold levels.
3	OCSET	Current limit set point. A resistor from this pin to GND will set the positive and negative current limit threshold.
4	RON	Connect this pin to GND by a resistor to set the switching frequency.
5	TOFF	This pin provides user programmable shutdown delay time function. Connect to GND: No Delay Connect to VCC: 20s Floating: 10s
6	SS	This pin provides user programmable soft−start function. External capacitor connected from this pin to ground sets the startup time of the output voltage.
7	AGND	Signal ground for internal reference and control circuitry.
8	COMP	Output of error amplifier. An external resistor and capacitor network is typically connected from this pin to ground to provide loop compensation.
9	FB	Feedback Input. FB senses the output voltage. Connect FB with a resistor divider connected between the output and ground. FB is a sensitive node. Keep FB away from noisy signal, such as SW and BST pin.
10	EXTVCC	External Power Input to an Internal LDO linear regulator Connected to VCC. This LDO supplies VCC power from EXTVCC, bypassing the external NDRV LDO whenever EXTVCC is higher than 10V. Do not exceed 30V on this pin. Do not connect EXTVCC to a voltage greater than VIN. Connect to GND if not used.
11	ISNS2	Inductor current sense input 2.
12	ISNS1	Inductor current sense input 1.
13	NDRV	Drive Output for External Pass Device of the NDRV LDO Linear Regulator for VCC. Connect this pin to the gate of an external NMOS pass device.
14	VDD	This pin provides power for the internal blocks of the IC. A minimum of 4.7uFcapacitor must be connected from this pin to ground.
15	PGND	Power Ground. This pin serves as a separate ground for the MOSFET driver and should be connected to the system's power ground plane.
16	LDRV	Output driver for low side MOSFET.
17	BST	This pin powers the high side driver and must be connected to a voltage higher than input voltage. A minimum of 0.1uF, high frequency capacitor must be connected from this pin to switch node.
18	SW	Switch Node. This pin is connected to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is return path for the upper gate driver.
19	HDRV	Output driver for high side MOSFET.
20	VIN	Input voltage.

Powlicon Confidential

6 Device Marking Information

Order Information	Label Part NO.	Package	Package Qty	Top Marking
PL59011	PL59011IET20A	ETSSOP-20	4000	59011 RAAYMD

PL59011: Part Number
RAAYMD: RAA: LOT NO.; YMD: Package Date Code

Powlicon Confidential

7 Specifications

7.1 Absolute Maximum Ratings(Note1)

	PARAMETER	MIN	MAX	Unit
Input Voltages	V_{IN} to GND	-0.3	100	V
	V_{FB}, V_{OVLO}, V_{UVLO} to GND	-0.3	6	
	V_{TOFF} to GND	-0.3	12	
	$V_{ISNS1,2}$ to GND	-0.3	65	
	V_{EN} to GND	-0.3	100	
	V_{EXTVCC} to GND	-0.3	30	
Output Voltages	V_{VDD} to GND	-0.3	12	V
	V_{RON}, V_{OCSET}, V_{SS}, V_{COMP} to GND	-0.3	6	
	V_{LDRV} to GND	-0.3	12	
	V_{HDRV} to V_{SW}	-0.3	12	
	V_{BST} to V_{SW}	-0.3	12	
	V_{SW} to GND	-3	V_{IN}+ 0.3	

7.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
T_{ST}	Storage Temperature Range	-65	150	°C
T_J	Junction Temperature		+150	°C
T_L	Lead Temperature		+260	°C
V_{ESD}	HBM Human body model		2	kV
	CDM Charger device model		500	V

7.3 Recommended Operating Conditions (Note 2)

	PARAMETER	MIN	MAX	Unit
Input Voltages	V_{IN} to GND	12	100	V
	V_{FB}, V_{OVLO}, V_{UVLO} to GND	-0.3	5	
	V_{TOFF} to GND	-0.3	10	
	$V_{ISNS1,2}$ to GND	-0.3	60	
	V_{EN} to GND	-0.3	100	
	V_{EXTVCC} to GND	-0.3	30	
Output Voltages	V_{VDD} to GND	-0.3	10	V
	V_{RON}, V_{OCSET}, V_{SS}, V_{COMP} to GND	-0.3	5	
	V_{LDRV} to GND	-0.3	10	
	V_{HDRV} to V_{SW}	-0.3	10	
	V_{BST} to V_{SW}	-0.3	10	
	V_{SW} to GND	-3	V_{IN}+0.3	
Temperature	Operating junction temperature range, T_J	-40	+125	°C

7.4 Thermal Information(Note 4)

Symbol	Description	ETSSOP-20	Unit
θ_{JA}	Junction to ambient thermal resistance	40	°C/W
θ_{JC}	Junction to case thermal resistance	23	

Powlicon Confidential

Notes:

1) Exceeding these ratings may damage the device.
2) The device function is not guaranteed outside of the recommended operating conditions.
3) Measured on approximately 1" square of 1 oz copper

Powlicon Confidential

7.5 Electrical Characteristics(Typical at Vin = 48V, T_J=25°C, unless otherwise noted.)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VIN	Input Supply Operating Voltage Range		12		100	
VOUT	Regulated Output Voltage Set Point		1.2		60	
REFERENCE VOLTAGE						
I_Q	Statics Current	Open Loop, VFB = 1.25V, No Switching, VIN=48V , TJ=25℃		400		uA
$I_{SHUTDOWN}$	EN Shutdown Supply Current	Close Loop, VEN=0V, VIN=48V		20		
REFERENCE VOLTAGE						
V_{FB}	Feedback Voltage			1.2		V
	Accuracy		-1.5		+1.5	%
SUPPLY VOLTAGE (V_{DD})						
V_{DD}	V_{DD} Regulator Output	Supply by NDRV LDO	9	9.5	10	V
		Supply by EXTVCC LDO	9.5	10	10.5	V
UNDERVOLTAGE LOCKOUT						
V_{DD_UVLO}	V_{DD} Under Voltage Lockout Voltage(V_{DD} increasing)	-40°C≤ T_J≤ 125°C		8		V
V_{DD_UVLOH}	V_{DD} Under Voltage Hysteresis			670		mV
V_{BST_UVLO}	V_{BST} Under Voltage Lockout Voltage(V_{BST} increasing)	-40°C≤ T_J≤ 125°C		5.6		V
V_{BST_UVLOH}	V_{BST} Under Voltage Hysteresis			860		mV
V_{IN_UVLO}	VIN Under Voltage Lockout Voltage(V_{IN} increasing)			6.5		V
V_{IN_UVLOH}	VIN Under Voltage Hysteresis			650		mV
V_{EN_UVLO}	EN Under Voltage Lockout Voltage(V_{EN} increasing)			1.2		V
V_{EN_UVLOH}	EN Under Voltage Hysteresis			200		mV
OVER VOLTAGE LOCKOUT						
REF_{IN_OVP}	Reference of VIN Over Voltage Lockout Voltage(V_{IN} increasing)			1.2		V
HYS_{IN_OVP}	Reference Hysteresis of VIN Over Voltage Lockout Voltage			200		mV
CONTROL LOOP						
I(Source/ Sink)	Source/Sink Current			300		uA
gm	Trans-conductance			3		mS
SOFT−START						
I_{SS}	Soft−Start Current	SS = 0 V	15	20	25	uA
VSNS LIMIT						
V_{OCSET}	OCSET voltage	-40°C≤ T_J≤ 125°C		1.2		V
VLIMH	On Duty ISNS1-ISNS2 Limit	R_{OCSET} = 25k Ohm, VLIMH=1.2/R_{OCSET}*25K/10		120		mV
VLIML	Off Duty ISNS1-ISNS2 Limit	R_{OCSET} = 25k Ohm, VLIML=1.2/R_{OCSET}*20K/10		96		mV
$T_{OVERLOAD}$	Over Load Protection Blank Time			200		ms
Frequency						
F_{SW}	Switching Frequency	Fsw=Vout/(Rh*500p) or Fsw=1/(RL*50p)	50	200	500	kHz

Powlicon Confidential

TON_{MIN}	Minimum On Time		140	ns
$TOFF_{MIN}$	Minimum Off Time		400	ns
Toff Timer				
T_{OFF}	Toff Time Delay	Toff = GND	0	s
		Toff = Float	10	s
		Toff = VDD	20	s
OUTPUT DRIVERS				
HDRV	Peak HDRV Source Current		1	A
	Peak HDRV Sink Current		2.2	A
LDRV	Peak LDRV Source Current		1.8	A
	Peak LDRV Sink Current		3.5	A
Tr(HDRV)	C_{LOAD} = 1000pF		19	ns
Tf(HDRV)	C_{LOAD} = 1000pF		13	ns
Tr(LDRV)	C_{LOAD} = 1000pF		18	ns
Tf(LDRV)	C_{LOAD} = 1000pF		12	ns
Tdelay1	Top Gate Off to Bottom Gate On Delay		70	ns
Tdelay2	Bottom Gate Off to Top Gate On Delay		70	ns

Note:
4) Guaranteed by design, not tested in production.

Powlicon Confidential

7.6 Typical Characteristics




Fig. 3 效率曲线






Fig. 4 效率曲线



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V


Fig. 5 Power Up Waveform, Iout =0A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V


Fig. 6 Power Up Waveform, Iout =2A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V

Fig. 7 Power Up Waveform, Iout =6A




CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V

Fig. 8 Power Up Waveform, Iout =10A


© Powlicon Microelectronics Co. Ltd.



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V


Fig. 9 Power Up Waveform, Iout =1A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V


Fig. 10 Power Up Waveform, Iout =3A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V


Fig. 11 Power Up Waveform, Iout =6A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V


Fig. 12 Power Up Waveform, Iout =10A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V

Fig. 13 Power Down Waveform, Iout =1A




CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V

Fig. 14 Power Down Waveform, Iout =3A


© Powlicon Microelectronics Co. Ltd.



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V


Fig. 15 Power Down Waveform, Iout =6A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V


Fig. 16 Power Down Waveform, Iout =10A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V


Fig. 17 Power Down Waveform, Iout =1A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V


Fig. 18 Power Down Waveform, Iout =3A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=48V Vout=12V

Fig. 19 Power Down Waveform, Iout =6A



CH1:Vout CH2:SW CH3:Vin CH4:IL

Vin=24V Vout=12V

Fig. 20 Power Down Waveform, Iout =10A

© Powlicon Microelectronics Co. Ltd.

8 Detailed Description

8.1 Overview

The PL59011 is a high voltage PWM controller designed for high performance synchronous Buck DC/DC applications with input voltages up to 100V. The PL59011 adopts adaptive constant on time peak current mode control at the moderate to heavy load currents and operates in the PFM mode at the light load current. With this control scheme, the PL59011 provides the excellent line and load transient response with the minimal output capacitor. The external loop compensation brings the flexibility to use a wider range of the inductor and output capacitor combinations.

The PL59011 supports the adjustable switching frequency up to 500kHz. This device implements user programmable cycle-by-cycle current limit with 200ms over load timer to protect the device from thermal run away. If the overload condition is triggered, this part will stop switching until EN is toggled. This device also implements user programmable over voltage lockout protection and over temperature protection to ensure reliably operation.

8.2 Simplified Functional Block Diagram




Fig. 21 Simplified Functional Block Diagram

Powlicon Confidential

8.3 Feature Description

8.3.1 Enable and OVLO

When the EN pin is pulled high above 1.2V, this part is enabled. When the EN pin is pulled below 1.0V, this part goes into the shutdown mode and stops operation.

When the OVLO pin is pulled high above 1.2V, the PL59011 is disabled and it will not resume switching even if OVLO falls below 1.0V unless EN is toggled.

8.3.2 Under-voltage Lockout

This controller stops switching when the input voltage drops below 5.85V or VDD is below 7.33V. It resumes operation when input voltage is larger than 6.5V and VDD is larger than 8V.

8.3.3 Cycle-by-Cycle Current Limit and Over Load Protection

The PL59011 provides cycle-by-cycle current limit to protect power MOSFET during on duty and also off duty. It will immediately turn off high side MOSFET once on duty current limit is triggered or prolongs the off duty until the inductor current is lower than off duty current limit. Hiccup protection will be triggered if the over current condition endures more than 200ms. And the switching will be resumed after 16 soft start procedures.

8.3.4 Programmable Switching Frequency

This controller features a programmable switching frequency ranging from 50kHz to 500kHz.

The frequency setting by RON is calculated as below:

$$F_{SW} = \frac{V_{OUT}}{R_{ON}(k\Omega)\times 0.5}(MHz) \quad (1)$$

8.3.5 Error Amplifier

The PL59011 has a trans-conductance amplifier and compares the feedback voltage with the internal voltage reference (or the internal soft start voltage during startup phase). The trans-conductance of the error amplifier is 3 mA / V typically. The loop compensation components are required to be placed between the COMP terminal and ground to balance the loop stability and the transient response time.

8.3.6 VDD Regulators

The PL59011 contains two VDD regulators that provide power supply for low side gate driver and boot-strap high side gate drive. One is the NDRV regulator which regulates VDD to 9.5V. The other one is the 10V low dropout LDO powered by EXTVCC which is current limited to 60mA. The VDD load current should be evaluated if NDRV regulator is not used.

8.3.7 Bootstrap Voltage (BST)

The PL59011 has an integrated bootstrap regulator, and requires a small ceramic capacitor between the BST pin and SW pin to provide the gate drive voltage for the high-side FET. The bootstrap capacitor is charged when the BST-SW voltage is below regulation. The value of this ceramic capacitor should be above 100 nF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 25 V or higher is recommended because of the stable characteristics over temperature and DC biased voltage.

Powlicon Confidential

© Powlicon Microelectronics Co. Ltd.

8.3.8 Thermal Shutdown

A thermal shutdown is implemented to prevent the damage due to the excessive heat and power dissipation. Typically, the thermal shutdown occurs at the junction temperature exceeding 150°C. When the thermal shutdown is triggered, the device stops switching and recover when the junction temperature falls below 130°C.

Powlicon Confidential

© Powlicon Microelectronics Co. Ltd.

9 Application and Implementation

9.1 Setting the switching Frequency

The switching frequency of the PL59011 can be programmed as equation 1. For a target switching frequency of 200 kHz, The calculated value is 120 kΩ.

9.2 Setting the Output Current Limit

The cycle-by-cycle current limit of the PL59011 is configured by combination of Rocset between OCSET and AGND and sense resistor Rsns in serial with inductor. The cycle-by-cycle current limit is determined as follows:

$$I_{LIML} = \frac{2.4}{R_{OCSET}(k\Omega) \times R_{SNS}(\Omega)}(A) \quad (2)$$

9.3 Setting the Output Voltage

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R1 and R2. A value between 10k and1M is recommended for both resistors. If R1=200k is chosen, then R2 can be calculated to be:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \quad (3)$$




Fig. 22

9.4 Selecting the Inductor

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum average input current. The inductance is calculated as:

$$L = \frac{V_{OUT}}{V_{IN}} \times \frac{V_{IN} - V_{OUT}}{0.4 \times F_{SW} \times I_{OUT_MAX}} \quad (4)$$

where F_{SW} is the switching frequency and $I_{OUT_MAX}$is the maximum load current.

PL59011 is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10mohm to achieve a good over -all efficiency.

Powlicon Confidential

9.5 Selecting the Output Capacitors

The Output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken in to account when selecting these capacitors. For the best performance, it is recommended to use X5R or better grade ceramic capacitor.

9.6 Selecting the Input Capacitors

Multilayer ceramic capacitors are an excellent choice for the input decoupling of the step-down converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 10-μF input capacitor is sufficient for the most applications, larger values may be used to reduce input current ripple.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) in this circumstance, should be placed between CIN and the power source lead to reduce ringing that can occur between the inductance of the power source leads and CIN.

9.7 Selecting the Bootstrap Capacitor

The bootstrap capacitor between the BST and SW pin supplies the gate current to charge the high-side FET device gate during each cycle's turn-on and also supplies charge for the bootstrap capacitor. The recommended value of the bootstrap capacitor is 0.1μF to 1μF. CBST should be a good quality, low ESR, ceramic capacitor located at the pins of the device to minimize potentially damaging voltage transients caused by trace inductance. A value of 0.1μF was selected for this design example.

9.8 Selecting the VDD Capacitors

The primary purpose of the VDD capacitor is to supply the peak transient currents of the driver and bootstrap capacitor as well as provide stability for the VDD regulator. The value of CVDD should be at least 10 times greater than the value of CBST, and should be a good quality, low ESR, ceramic capacitor. CVDD should be placed close to the pins of the IC to minimize potentially damaging voltage transients caused by the trace inductance. A value of 4.7μF was selected for this design example.

9.9 Selecting the MOSFET

Important parameters for MOSFET selection are:

• Voltage rating

• On-resistance

• Total gate charge

The voltage rating for the high-side and low-side MOSFETs are essentially equal to the power stage input voltage VIN. A safety factor of 30% should be added to the VIN(MAX).

Powlicon Confidential

9.10 Example Schematic

The Figure 23 is the typical application schematic for 24 to 90V input to output 12Voutput converter.




Figure 23. Application Schematic

Powlicon Co.

© Powlicon Microelectronics Co. Ltd.

10 PCB Layout

10.1 Guideline

PCB layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion efficiency, thermal performance, and minimized EMI.

• The feedback network, resistor R_1 and R_2, should be kept close to FB pin. V_{out} sensing path should stay away from noisy nodes, such as SW and BST signals and preferably through a layer on the other side of shielding layer.

• The input bypass capacitor C_2 must be placed as close as possible to the V_{IN} pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the V_{IN} pin to reduce the high frequency injection current.

• The inductor L1 should be placed close to the SW pin to reduce magnetic and electrostatic noise.

• The output capacitor, C_4, and C_5 should be placed close to the junction of L1. The L1, C_3, and C_4 trace should be as short as possible to reduce conducted and radiated noise and increase overall efficiency.

• The ground connection for C_{14}, C_{15} and C_{16}, C_4, C_5 and C_6 should be as small as possible and connect to system ground plane at only one spot (preferably at the C_{15}, C_4 ground point) to minimize injecting noise into system ground plane.





Figure 24. Top lay

Powlicon confidential

11 Packaging Information

TSSOP20/PP PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	6.400	6.600	0.252	0.259
D1	4.100	4.300	0.165	0.169
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
E2	2.900	3.100	0.114	0.122
A		1.100		0.043
A2	0.800	1.000	0.031	0.039
A1	0.020	0.150	0.001	0.006
e	0.65 (BSC)		0.026 (BSC)	
L	0.500	0.700	0.02	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

Powlicon Confidential

IMPORTANT NOTICE

Powlicon Inc. assumes no responsibility for any errors which may appear in this document. Powlicon Inc. reserves the right to change devices or specifications detailed herein at any time without notice. Powlicon Inc. does not assume any liability arising out of the application or use of any product described herein; neither it does it convey any license under its patent rights, nor the rights of others. Powlicon Microelectronics products are not authorized for use as critical components in life support devices or systems without written approval letter from the Chief Executive Officer of Powlicon Inc.. The user of products in such applications shall assume all risks of such use and will agree to not hold against Powlicon Inc. for all damages.